I. INTRODUCTION
T UNNELING FETs have been prime candidates for low power electronic circuits because of their demonstrated faster switching compared with advanced MOSFETs [1] - [4] . Fundamentally, the switching speed of a typical MOSFET is limited by its operating temperature, whereas in a tunnel FET (TFET), operation at a lower supply voltage with larger tunneling current is achievable [5] . Computer simulations of TFET-based circuits are usually carried out using a lookup table-based approach, which is computationally demanding for simulation and testing of large device count circuits. If a compact mathematical model could accurately predict the performance of TFETs in a shorter time compared with lookup table-based or numerical models, it would be highly useful for efficient circuit simulation of TFET-based systems [6] . In this paper, a semianalytical model is presented to predict the current/voltage and charge control characteristics of homojunction and heterojunction TFET devices. The main purpose of this model is to test the potential of technology for implementation in low-power analog and digital circuits. This has been achieved using simplified physical mechanisms to facilitate a shorter simulation time compared with a lookup table-based model. The basis used here has been derived from the compact model for double-gate silicon tunneling FETs [7] , but modified to III-V material-based homojunction and heterojunction vertical TFET [8] . A mathematical approximation that has an analytical solution for the surface potential of a double-gate structure is used to determine the dc characteristics of the TFETs. This model can also predict the capacitance effect of homojunction TFET by first determining the charge at each terminal and then taking a derivative of this charge with respect to the applied voltage.
II. MODELING PROCEDURE
A cross section of the modeled III-V-based vertical TFET is shown in Fig. 1 . The double-gate homojunction InAs-based TFET consists of a p+ doped source region, an intrinsic channel region under the vertical double-gate structure followed by an n+ doped drain region. In the case of heterojunction TFETs, the source is made up of p+ doped GaSb. The device is reverse biased for normal operation with the source terminal connected with ground and the drain terminal connected with a positive voltage, creating depletion regions on either side of the source-channel junction. This reverse voltage bends the band structure, which brings the valence band edge of the source region closer to the conduction band edge of the channel region. When a positive voltage bias is applied at the gate terminal, empty electron states are created in the channel region and band-to-band tunneling (BTBT) of electrons from valence band in the source to the conduction band in the channel takes place. These electrons then get transported to drain due to the applied positive bias at the drain terminal.
In the original model [7] , the device is analyzed as a series combination of a gated tunnel diode and a 0018-9383 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. double-gate MOSFET (DG-MOSFET). This allows Poisson's equations to be solved in the three regions of the device: 1) Region I-the depletion region on the source side; 2) Region II-the depletion region in the intrinsic channel; and 3) Region III-the equivalent of a channel region of a DG-MOSFET. The boundary conditions are then matched, and the depletion lengths for the source junction are obtained. Using these values of the depletion length, the minimum tunneling distance from the valence band edge in the sourceto-conduction band edge in the channel can be defined and calculated [9] . The parallel gate geometry and device parameters used in the model have been obtained from technology computer aided design (TCAD) simulations calibrated with the experimental results [10] . The tunneling probability is related to the minimum tunneling distance (W t,min ) by the following relationship according to Kane's model [11] of BTBT:
In addition to the physical parameters given in Table I , q is the magnitude of electronic charge, λ is the natural
, where C ox is oxide capacitance per-unit t ox . V fbb is the channel flat band voltage given by the work function difference between the gate and the channel, and V fbs is the flat band voltage for source given by work function difference between the gate and the source. N seff is the source doping concentration, and ϕ I is the reference potential. L 1 and L 2 are diffusion lengths for the source and channel regions, respectively, which can be obtained using the following equations [7] : With ϕ s (0) being the surface potential at the source junction and ϕ dg being the surface potential of DG-MOSFET. Using this BTBT model, the total drain current (I ds ) equation can be obtained by relating the electron tunneling probability (G t,max ) with the minimum tunneling distance [11] 
In (4) and (5), A and B are Kane's tunneling coefficients, which are a function of the effective tunneling mass and the effective tunneling energy gap. The values of effective tunneling bandgap and effective tunneling mass are the same values used in the TCAD simulations and have been obtained from atomistic simulations of band structure. f fermi is a correction term introduced to ensure zero drain current at V ds = 0 V in the output characteristics.
III. TRANSFER CHARACTERISTICS A comparison of transfer characteristic results between the homojunction and the heterojunction devices is shown in Fig. 2 for two different values of V ds for simplicity. The discrete symbols represent the results calculated using Fig. 3 .
Comparison between the iteratively calculated value of surface potential (dashed lines) and the mathematical approximation of surface potential (solid lines) in homojunction TFET at different drain bias voltages. The APE for this comparison is listed in Table II One possible cause for this could be that the model assumes that the electric field profiles are uniform across the source-channel junction. In a heterojunction, the field originates and terminates in different materials. While the TCAD takes this into account, this effect has not been considered in the model and could contribute to the under prediction of drain current. Recent reports have also indicated that material effects in mixed As/Sb staggered gap could contribute to this [12] , [13] .
Our main contribution in obtaining this model was to use a mathematical approximation for surface potential in a double-gate structure. The surface potential in a double-gate structure has a form of Lambert's W function which does not have a closed-form analytical solution and requires an iterative process (Fig. 3) . We used a simple mathematical approximation for this function which has a relatively small absolute percentage error (APE) for the surface potential of the device (Table II) [14] . This mathematical approximation has the form of the following equation:
where β = q/kT . The equations and coefficients used to determine the parameter z have been obtained from an earlier work on surface potential of DG-MOSFETs [15] . In this case, z is a function of material parameters n i and ε s and applied voltages V gs and V ds . There have been reports of analytical solutions of DG MOSFETs using similar or different approaches [16] - [19] . However, none of these approaches utilize a mathematical approximation to obtain the surface potential solution. The reasoning behind the use of this particular approximation over others will be discussed in Section VII.
IV. OUTPUT CHARACTERISTICS
The output characteristics predicted by the model for both the cases are shown in Fig. 4 with homojunction (top) and heterojunction (bottom) TFETs. As evident from the figures, the model can accurately predict the drain current values over a wide range of drain bias voltages. The same analytical procedure from homojunction device model has been used to obtain the heterojunction device characteristics, demonstrating that this approach can be used to accurately predict device performance for use in circuit simulations.
V. INVERTER SIMULATION
For self-consistency, results derived from this model have been tested by applying to the inverter model presented in [20] . Using the output characteristic data from this study, the effective switching current and switching resistance has been extracted for a TFET inverter. The comparison between the results from [20] and our model is shown in Table III .
Although the device dimensions used to derive and calibrate our model were different from [20] , both the effective current and the switching resistance can still be predicted accurately.
VI. CAPACITANCE MODELING For capacitance modeling, (8)-(10) are used to obtain the charge at the drain, source, and gate terminal, respectively [21] 
where E m is the maximum electric field at the drain junction which is given by
where V bid is the built-in potential of the drain junction. By differentiating the charge at each terminal with respect to applied terminal voltages and then substituting the values of the gate and drain voltages, the terminal capacitances can be found
Fig . 5 shows a comparison between the model prediction and the TCAD simulation results for a 20-nm InAs homojunction TFET. These results show the variations in gate-to-source and gate-to-drain capacitance values as a function of both V gs and V ds . Using this approach, the presented model can predict the general behavior of charge control accurately; however, there are minor variations in the characteristics of C gd . The fact that the model can predict the essential inflection points on the capacitance curves with relatively small error points to the validity of the approach for implementation in a compact model. 
VII. DISCUSSION
In the transfer and output characteristics, the only region where the model prediction deviates from the TCAD results is in the subthreshold regime of the transfer characteristics for heterojunction TFET, where the model under-predicts the current. One possible reason for this has already been explained in Section III. In addition, a fringe electric field exists at the source terminal due to gate electrode which affects the electron distribution in the valence band at the source/channel interface [3] , [10] . The modeled structure does not consider these effects and these factors individually or in combination could cause the current prediction from the model to deviate from the TCAD results.
In the cases of C gd , the change in terminal charge with respect to gate and drain bias voltages is more abrupt than what it should be. As a result, the derivative of surface potential rises and saturates quickly. This causes the model to over predict the capacitance before the inflection points and under predict the capacitance after the inflection. Finally, some aspects of device geometry can also have an effect on parasitic capacitance of the structure and the bias voltage dependence of capacitance. Since these effects were not considered in this simplified model, the deviations could be attributed to them.
Other analytical approximations for Lambert's W function were also tested to obtain the lowest APE, such as Pade approximant and Taylor series expansion. Even though these closed-form analytical solutions produced a much lower APE, they could not predict the capacitance characteristics accurately, with the derivatives going to infinity near the origin. The presented model has a distinct advantage over lookup table-based models which can predict device characteristics only at discrete operating points. The next step would be to set up these model equations in a commercial circuit simulator to test the validity of the model at the circuit level for analog and/or digital systems. Since the operation of TFET is highly dependent on the physical geometry of the device structure, these differences in geometry translate into variations in physical mechanisms that govern device operation, making it difficult to obtain a universal compact model for TFETs. A better approach would be to develop compact analytical models specific to the device structures and geometries rather than a universal compact model for generic TFET devices. These models can then be used to test the performance of TFET-based circuits and systems.
VIII. CONCLUSION
Results from a semianalytical model of charge transport in the homojunction and heterojunction III-V-based TFETs have been calculated. The model equations do not require any iterative procedure to obtain device characteristics, proving it useful for high speed simulations compared with the lookup table-based models. By implementing this model in a circuit simulator, the potential of technology can be tested at the circuit level. The results have demonstrated that this model can accurately predict the dc current characteristics of both the homojunction and the heterojunction devices and capacitance characteristics of homojunction TFET devices with marginal error.
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